74HC123N DATASHEET PDF
July 26, 2020 | by admin
Data sheet acquired from Harris Semiconductor. SCHSF. September – Revised October Features. • Overriding Reset Terminates Output Pulse. Manufacturer Part No: 74HCN Technical Datasheet: 74HCN Datasheet The 74HCN is a dual retriggerable monostable Multivibrator with reset. MOS technology. There are two trigger inputs, A INPUT (negative edge) and B INPUT (positive edge). These inputs are valid for slow rising/falling signals, (tr=tf= l.
|Published (Last):||16 November 2017|
|PDF File Size:||9.93 Mb|
|ePub File Size:||8.13 Mb|
|Price:||Free* [*Free Regsitration Required]|
The are dual retriggerable monostable multivibrators with output pulse width control by three methods: Once triggered, the basic output pulse width may be extended by retriggering the gated active LOW-going edge input na or the active HIGH-going edge input nb.
Alternatively an output delay can be terminated at any time by a LOW-going edge on input nrd, which also inhibits the triggering. An internal connection from nrd to the input gates makes it possible to trigger the circuit by a HIGH-going signal at input nrd as shown in Table 3. Schmitt-trigger action in the na and nb inputs, makes the circuit highly tolerant to slower input rise and fall times. Ordering information Table 1. Functional dtaasheet Product data sheet Rev January of Logic symbol Fig 3.
IEC logic symbol Fig 4. Logic diagram Product data sheet Rev January of The substrate is attached to this pad using conductive datasgeet attach material. There is no electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain floating or be connected to V CC. Functional description Table 3. Limiting values Table 4.
74HCN Datasheet PDF – Philips Electronics
P tot derates linearly with 5. P tot derates linearly with 4. Product data sheet Rev January of Recommended operating conditions Table 5. Dynamic characteristics Table 7. The output 74hc1223n width will only be extended when the time between the active-going edges of the trigger input pulses meets the minimum retrigger time. Measurement points are given in Table 8. Propagation delays from inputs na, nb, nrd to outputs nq, nq and output transition times Product data sheet Rev January of Test circuit for measuring switching times Table 8.
Timing component connections This output pulse can be eliminated using the circuit shown in Figure Power-up output pulse elimination circuit Product data sheet Rev January of When a system containing this device is powered-down or a rapid decrease of V CC to zero occurs, the monostable may sustain damage, due to the capacitor discharging through the input protection diodes.
To avoid this possibility, use a damping diode D EXT preferably a germanium or Schottky type diode able to withstand large current surges and connect as shown in Figure Power-down protection circuit 74hc23n data sheet Rev January of Package outline Fig Revision history Table Power dissipation capacitance condition for 74HCT is corrected. Preliminary [short] data sheet Qualification This document contains data from 74hd123n preliminary specification.
Product [short] data sheet Production This document contains the product specification. The content is still under internal review and subject to formal approval, which may result in modifications or additions.
NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.
Short data sheet A short data sheet is an extract from a full data sheet with the same product type number s and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information.
For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and 74h1c23n customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing.
In no event however, shall an agreement be valid datashset which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable.
However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages including – without limitation – lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges whether or not such damages are based on tort including negligencewarranty, breach of contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice.
This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage.
Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design.
It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer s. Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer s.
Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer s. NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values as defined in the Absolute Maximum Ratings System of IEC will cause permanent damage to the device.
Limiting values are stress ratings only and proper operation of the device at these or any other conditions above those given in the Recommended operating conditions section if present or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of datasheft sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at unless otherwise agreed in a valid 74h123n individual agreement.
In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.
No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use.
It is neither qualified nor tested in accordance with automotive testing or application requirements. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer a shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and b whenever 74h1c23n uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and c customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications.
Translations A non-english translated version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. Contact information For more information, please visit: For sales office addresses, please send an to: Contents 1 General description Features and benefits Ordering information Functional diagram Pinning information Pinning Pin description Functional description Limiting values Recommended operating conditions Static characteristics Dynamic characteristics Waveforms Application information Timing component connections Power-up considerations Power-down considerations Package outline Abbreviations Revision history Legal information Data sheet status Definitions Disclaimers Trademarks Contact information Contents Please be aware that important notices concerning this document and the product s described herein, have been included in section Legal information.
V All rights reserved. For more information, please visit: Features and benefits 3. Ordering information The is a dual 4-input NOR datxsheet. Inputs also include clamp diodes that enable the 74hc1223n of current. Features and benefits The is a quad 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors. Ordering information The are 8-bit dataasheet with eight binary inputs I0 to I7three select inputs S0.
Ordering information The is an octal positive-edge triggered D-type flip-flop. The device features clock CP. Ordering information The is a. It decodes four binary weighted address inputs A0 to A3 to sixteen mutually. Ordering information The decodes three binary weighted address inputs A0, A1 and A2 to eight mutually exclusive. Ordering information The is a quad positive-edge triggered D-type flip-flop with individual data inputs Dn. Ordering information The is a with a clock input CPan overriding asynchronous master reset.
Ordering information The decodes two binary weighted address inputs na0, na1 to four mutually exclusive outputs. General description The is a hex inverter with Vatasheet inputs. This device features reduced input threshold levels to allow interfacing to TTL logic. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs.
Ordering information The is a dual negative edge triggered JK flip-flop featuring individual J and K inputs. The outputs are fully buffered for the highest noise. General description The provides a single 3-input AND gate. The input can be driven from either 3.